Abstract: In this paper, the propagation of SET in dynamic CMOS cascade circuits is studied. Based on the domino logic buffer chain and the static inverter chain, the SET propagation was simulated by large amount of random singe event current transient injecting in spice simulation. It can be found that the propagation probability of SET in the domino logic buffer chain is 15.7% of that in the static inverter chain. With the simulation results, it can be deduced that in other logic gate cascade structures, the propagation probability of SET in dynamic CMOS cascade circuits is reduced significantly compared with that in the static circuits.
Introduction
As the feature size of device scales down, single event transient (SET) is becoming one of the most important single event effects (SEEs) that influences the reliability of integrated circuits [1, 2] . Because of the reduced node capacitance and increased circuit frequency in the deep sub-micron technology, the SET sensitivity of the device is significantly increased [3] , and the probability of SET to be latched is greatly increased. These factors make the SET a more serious problem on the reliability of circuits.
In large-scale combinational logic circuits, dynamic complementary metal oxide semiconductor (CMOS) circuits are widely used in high-speed integrated circuits due to their smaller area and faster speed [4, 5, 6] . At present, there are some studies on the SET generation mechanism in single dynamic CMOS logic. With the feature size of device scaling down, the charge used to store information decreases, resulting in dynamic circuits more sensitive to the transient currents generated by energetic particle hits. It indicates that for deep-submicron technologies single dynamic CMOS logic is more single event sensitive than the static logic [7, 8] . There are also some hardening methods, which can effectively suppress SET generation in dynamic CMOS logic [9] .
Although there are some analyses about SET generation in single dynamic CMOS logic, the SET propagation in dynamic CMOS circuits has been studied rarely. In reality, there is much more logic masking in the dynamic CMOS logic, and the generated SET is more difficult to propagate along in dynamic circuits. Therefore, it is very necessary to study the SET characteristics of dynamic CMOS circuits. In this paper, the SET propagation in dynamic CMOS circuits is comparatively investigated with that in static CMOS circuits in a commercial 65 nm twin-well process.
SET in dynamic cascade circuits
It is not feasible to connect dynamic CMOS gates directly to form a multi-level logic structure. It may cause inadvertent discharge in the beginning of the evaluation phase, because the outputs of each gate, which are also the inputs to the next gates, are precharged to logical '1'. The correct operation is guaranteed as long as the inputs can only make a single '0' to '1' transition during the evaluation phase [10] . The cascade circuits in this paper adopt domino logic shown in Fig. 1 .
The evaluation phase is considered firstly. The dynamic CMOS circuits use node capacitance to store charge. When the input is '0', as shown in Fig. 2 , M1 is turned off during the evaluation phase, and Node1 stores the charge obtained in the precharge phase and its logic value is '1'. If there is a positive SET (i.e. 0 ! 1 ! 0) pulse in the input and its amplitude is over the threshold voltage of M1, then M1 will be turned on and the charge stored in Node1 will flow to GND through pull-down network. As this SET resumes, the input returns to logical '0', but the charge in Node1 can't be supplemented before the next precharge. If the SET is narrow and the electric potential of Node1 is not under the high-level noise margin of inverter as this SET resumes, the result will not be changed and the SET will not propagate along in domino buffer chain. If the SET is wide and the electric potential of Node1 is under the high-level noise margin of inverter as this SET resumes, the result may be reversed and can't be recovered before the next precharge and the SET will propagate along in domino buffer chain in this case. It asks for wider SET to propagate along. Thus, domino buffer chain is less sensitive to a SET pulse in the input than static CMOS inverter chain.
When the input signal is logical '1', M1 is turned on in evaluation phase. Node1 is pulled down to GND and there is no charge in Node1. The electric potential in the Node1 is logical '0'. If there is a negative SET (i.e. 1 ! 0 ! 1) pulse in the input, M1 will be turned off. However, Node1 can't get charge because there is no path to VDD. Then Node1 is pulled down to GND as this SET resumes. The SET can't propagate along in domino buffer chain in this case.
Besides, if there is a SET pulse in the input in precharge phase, the SET cannot propagate along because the evaluation NMOS is turned off.
In summary, in evaluation phase the output of every level in domino logic is only sensitive to a wide 0 ! 1 ! 0 SET in the input, but it is not sensitive to a narrow 0 ! 1 ! 0 SET and all 1 ! 0 ! 1 SETs. However, there is always a pulldown or pull-up network that is turned on in static CMOS circuits. As long as the SET is over the noise margin of inverter, whether it is a 0 ! 1 ! 0 or 1 ! 0 ! 1 SET, it will propagate along in circuits. Therefore, the propagation probability of SET in dynamic CMOS cascade circuits is significantly reduced compared with that in the static cascade circuits. Based on 6-level domino CMOS logic buffer chain shown in Fig. 3 , spice simulations of SET propagation were conducted in 65 nm process. In order to have a comparison, spice simulations are applied to 6-level static CMOS inverter chain shown in Fig. 4 . As same as our work before [11] , the size of P-channel metal oxide semiconductor field effect transistor (PMOS) is W=L ¼ 300 nm=60 nm, and the size of N-channel metal oxide semiconductor field effect transistor (NMOS) is W=L ¼ 740 nm=60 nm. The voltage supply is 1.2 V and the clock frequency of dynamic circuit is 500 MHz. The inputs of 6-level domino CMOS logic chain and 6-level static inverter chain are the same, which are 1.2 V during 0∼4 ns and 0 V during 4∼8 ns. In each case in 1000-times single event current transient injection simulations, the transient current injection moment is selected randomly ranging from 0 to 8 ns, and the SET injection circuit node is selected randomly as well. To form a positive SET (i.e. 0 ! 1 ! 0), the injected single event current transient strength is 450 uA, which is just the saturation current of the NMOS device. Similarly, to form a negative SET (i.e. 1 ! 0 ! 1), the injected current transient strength is 104 uA, which is just the saturation current of the PMOS device. In order to let current injection simulations to be more dependable, the heavy-ion experiment results in [11] are used to determine the pulse width of the injected current transient. The probability distribution of SET pulse width is shown in Fig. 5 . The SET in the output nodes is detected and counted respectively. 
Simulation results analysis
In random current transient injection simulations, there are only 107 times that the SET is detected in the output of 6-level domino CMOS logic buffer chain, that is to say, the SET propagation probability is 10.7%. However, there are 680 times that the SET is detected in the output of 6-level static CMOS inverter chain, thus the SET propagation probability is 68.0%. Therefore, domino buffer chain is more resistant to SET propagation naturally, and its SET propagation probability is only 15.7% of static inverter chain.
Several typical cases are added to have a detail analysis. The positive (0 ! 1 ! 0) and negative (1 ! 0 ! 1) current transient with the width of 160 ps and 240 ps are selected respectively. The injection nodes are selected in the output of level 1.
There are two cases when a 0 ! 1 ! 0 SET pulse is injected in domino buffer chain. A narrow SET can't propagate along shown in Fig. 6a , and a wide SET can propagate along shown in Fig. 6b . When a 1 ! 0 ! 1 SET pulse is injected in domino buffer chain, the result is unchanged and the SET can't propagate along shown in Fig. 7 . 'vclk' is the clock signal, 'v1' is the input signal of the level 1 in domino chain, 'v2' is the input signal of level 2, 'v7' is the output signal of level 6. When a SET pulse is injected in a static CMOS inverter chain, either a 1 ! 0 ! 1 SET pulse or a 0 ! 1 ! 0 SET pulse will propagate along, as long as its amplitude is over the inverter noise margin. It is shown in Fig. 8 and Fig. 9 . 'v1' is the input signal of level 1 in the static inverter chain, 'v2' is the input signal of level 2, 'v7' is the output signal of level 6. 
Other logic gates
The dynamic domino logic AND2 gate chain shown in Fig. 10 and static complementary CMOS NAND2 gate chain shown in Fig. 11 are considered. In the worst case, an input terminal of every level is fixed at logical '1', the other input terminal is connected to the output of the next higher level. With the same settings of domino buffer chain and static inverter chain, the random current transient injection simulations were carried out 1000 times. Only 77 times of the SET were detected in the output of 6-level domino logic AND2 gate chain, and the propagation probability is only 7.7%. However, 587 times of the SET were detected in the output of 6-level static complementary CMOS NAND2 gate chain, and the propagation probability is 58.7%. It can be found that compared with the probability in the normal static CMOS cascade circuits, the SET propagation probability is reduced significantly in the dynamic CMOS cascade circuits.
The dynamic domino logic OR2 gate chain shown in Fig. 12 and static complementary CMOS NOR2 gate chain shown in Fig. 13 are considered. In the worst case, an input terminal of every level is fixed at logical '0' and the other input terminal is connected to the output of the next higher level. With the same settings of domino buffer chain and static inverter chain, the random current transient injection simulations were carried out.
Only 101 times of the SET were detected in the output of 6-level domino logic OR2 gate chain, and the propagation probability is only 10.1%. However, 407 times of the SET were detected in the output of 6-level static complementary CMOS NOR2 gate chain, the propagation probability is 40.7%. As shown in Table I , it can be found that compared with that in the normal static CMOS cascade circuits, the SET propagation probability is reduced significantly in the dynamic CMOS cascade circuits. Based on the analysis of the structure characteristic of node charge storage in dynamic CMOS circuits, it is found that there is only 1 ! 0 transition, but no 0 ! 1 transition in a node during the evaluation phase. The reason is that a node capacitor in dynamic logic circuits cannot be charged but discharged in evaluation phase. Besides, the dynamic logic circuits are not sensitive to the SET in the input during the precharge phase. Therefore, the SET propagation probability is reduced significantly in dynamic CMOS circuits compared with that in the normal static CMOS circuits. The SET propagation was simulated by large amount of random singe event current transient injecting in SPICE simulation. The results indicate that the propagation probability of SET in the domino logic buffer chain is 15.7% of that in the static CMOS inverter chain. Dynamic CMOS cascade circuits naturally have a good feature of resistance to the SET propagation, which can be applied in high-speed radiation-hardened circuits. 
